

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 02-082174
 (43)Date of publication of application : 22.03.1990

(51)Int.Cl.

G01R 31/28

(21)Application number : 63-234068

(71)Applicant : HITACHI LTD

(22)Date of filing : 19.09.1988


(72)Inventor : WADA HIROSHI
 DAIMON KAZUO
 TAIRA HIROSHI

(54) SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

(57)Abstract:

PURPOSE: To reduce the cost for a test by providing a parallel-series conversion register which sends test data to a scan path in series and also sends it to a testing device, and matching the number of bits with the bit constitution of a test pattern memory.

CONSTITUTION: The m-bit test input data $ti_1 - ti_m$ are supplied to parallel input terminals PD of FF circuits MF1 - MFm which constitute the parallel-series conversion register PSR from the testing device TE through corresponding test data input/output terminals TD1 - TDm. Further, uninverted output signals Q of precedent circuits MF2 - MFm are supplied to serial input terminals SD of the circuits MF1 - MFm-1. Scan-out data sod is supplied from the scan path SP to the terminal SD of the circuit MFm. The uninverted output signals Q of the circuits MF1 - MFm are further sent out to the device TE as test output data $to_1 - to_m$ through corresponding inverter circuits N, output buffers OB, and terminals TD1 - TDm.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision]